This paper is an overview of the wafer and reticle positioning system of the Extreme Ultraviolet Lithography (EUVL)
INTRODUCTION
The EUVL vacuum environment and unique properties of EUV projection place challenging requirements on the stage system. It must operate in scanning mode with constraints imposed by system nontelecentricity at the reticle. Heat generation must be minimized to assure a stable thermal environment. All in-vacuum components must be fabricated to minimize outgassing and control contamination of the ETS environment. Particle generation and power dissipation must be minimal to prevent distortion during the printing of critical IC features. Stage-to-stage position control must equal current high-end lithography tool performance, and the stages and electronics must be highly reliable and require little maintenance. These requirements have resulted in a stage subsystem design that combines common stage control methodology with the unique challenges of in-vacuum operation. Magnetically levitated (maglev) stages have been chosen as the lowest-risk approach to addressing the power and vacuum requirements. State-of-the-art computer control hardware and software are used to synchronize scanning of the reticle and wafer stages. The overall ETS system has been modeled as part of the development process to assess design viability and aid in fmal system analysis. Testing of the prototype wafer and reticle stages indicates that the stage system will meet ETS performance specifications. This paper will describe the maglev stages, the subsystem in which they reside, the stage control architecture and implementation, the system modeling, and current performance results.
STAGE SUBSYSTEM CONFIGURATION
The wafer and reticle stage subsystem consists of: the reticle stage, wafer stage, reticle chuck, wafer chuck, metrology trays for each stage, control electronics, and the stage support bridge. The wafer and reticle stages are mounted to the bridge approximately 1 meter apart and the bridge is attached directly to the grounded frame of the machine body. The metrology trays and projection optics box (P0 box) are supported in a structure known as the isolated frame which is isolated from floor motion by actively damped, passive vibration isolators. All stage positions are referenced to the P0 box or the isolated metrology frame, and the stage control forces are referenced to the bridge. This architecture is common in state-of-the-art Decp-UV step-and-scan systems and shunts stage control forces directly to ground. Shunting the control forces to ground prevents internal vibrations of the PU box and other sensitive structures.
The in-vacuum components of the positioning system are the wafer and reticle stages. iiiterfromeiers, stage Support structures, X and Y position reference mirrors, stage position initialization sensors, focus sensors, the isolators and isolated frame, and electrical cables. These components are located in the main chamber of the FIS. 'Ihe in-vacuum components and a cut-away view of the ETS are shown in Figure 1 . The stage supporting structures are the main chamber pedestal and the bridge. The wafer stage is mounted on the pedestal and the reticle stage is mounted to the bridge structure, which also mounts to the pedestal. The pedestal provides a stahiliiing mass for the machine and rests on the laboratory floor. The bridge is sufficiently stiff to reduce relative motion between the wafer and reticle stages. The interferometers, beam optics, stage initialization sensors, and focus sensors, are mounted on the wafer and reticle metrology trays. Mirrors are attached to the P0 box to provide X Y, and 0, position referencing for cacti the wafer and reticle stages. The metrology trays, P0 box, and connecting structures are isolated from ground vibration by three isolators that are mounted to the pedestal by the isolator support structure.
MAGLEV STAGES
l'lie need to perform EUVL in a vacuum environment places unique requirements on the scanning stages for the ['I'S.
Particle generation must be minimized to eliminate possible contamination of the object reticle, target wafr, and machine optics. A magnetically levitated fine position stage has successfully performed under similar requirements and is in use in the lox Microstepperi. This success combined with the availability of concept maglev scanning stage designs 2,3 lcd to the inclusion of iD-long-travel maglev stages for both reticle and wafer positioning. The long scanning axis (Y) position control is achieved with a Lorentz type planar linear motor. The maglev stage is then transported in the off-axis direction (X) by a high-stiffness well-damped linear guide lead screw driven stage. It is not necessary for the lower stage to achieve maximum resolution since the maglev stage has a redundant degree of freedom in this direction which eliminates the positioning dependence on the bearing surface finish. A preloaded Ieadscrew is used to drive the linear guide stage. The leadscrew is chosen over a linear motor for the lower power dissipation provided by its mechanical advantage. A distinct characteristic of maglev stages is that mechanical complexity is replaced with control complexity. Therefore, the control strategy and hardware implementation is crucial to meeting the performance requirements.
CONTROL STRATEGY
The contributing factors include, the stiffness of the overall structures and stages, the accuracy and precision of all feedback sensors and associated electronics, and the control strategy used to manipulate the sensor based information. The control architecture is shown in Figure 4 .
The trajectory generator computes a master trajectory for the stages during the scan. This is the desired center position of the exposure window on the wafer at each instant in time. Accelerations derived from the positions are sent to the stage controller through the Feedforward Generator and converted to forces.
The command generator transforms the positions into desired position commands in all six degrees of freedom. Once the desired positions have been calculated, the differences between the actual and desired positions are computed. These are trajectory following errors that the controller attempts to drive to zero. In order to decouple the axes, a linear transformation is used to create modal errors. The modal errors are positioning errors of the stage center of mass in the cardinal directions. The compensators G1(z), G2(z), and G3(z) are digital filters that accept the modal errors as inputs and produce the desired modal forces as outputs. The compensators are implemented as cascaded second-order discrete-time transfer functions. They include phase lead to stabilize the loop, and integrators to decrease the low-frequency errors. There are also notch filters to compensate for structural resonances. The out-of-plane motions (Z, O, and O) have a primary sensor (the focus sensor) and a secondary sensor (either interferometry or a capacitive sensor). The primary sensor measures the location of the surface of the wafer, while the secondary sensor measures the location of the levitated platen. The secondary sensor has other desirable qualities, such as low noise or high bandwidth. Both ofthese measurements must be combined to achieve the desired performance. The in-plane degrees of freedom (x, y, and O) use only the interferometers for position sensing. For the wafer stage an additional term, estimated image placement error, is introduced to drive the controller.
Repeatable forces used from one scan to the next are stored in a lookup table within the feedforward manager. The sum of the control forces and the feedforward forces result in three forces and three torques that are applied to each stage in the cardinal directions. A linear transformation then determines the force required of the motor and each magnetic actuator to produce the desired modal force.
Once the forces required of the motor and each magnetic actuator have been computed, the currents that will generate these forces are calculated. The force produced by the magnetic actuators is proportional to the square of the current and inversely proportional to the square of the actuator gap. The actuator gap is determined by a position-dependent linear transformation ofthe capacitive sensor readings. Once the gap is known, the current required to produce the desired force can be computed.
The linear motor is a three-phase motor, and each of the three phases is driven independently. The drive signals are sinusoidal, separated in phase by 60 degrees. Coils are used to drive either the cable stage or the platen depending on Yposition. When the platen is located over a given coil, the platen controller determines the coil current. Likewise, when the cable stage is positioned over the same coil, the cable stage controller commands its current.
CONTROL SYSTEM COMPUTER, 110, AND SOFTWARE
The electronics of the stage control system consist of two instrument bays having VMEbus-based computer, I/O, drive electronics, and custom interface electronics. Hardware and software is a combination of commercially available electronics, custom electronics, and software routines and drivers specifically configured to provide the interfacing of system sensors and actuators, and to execute the control algorithms. The real-time system is comprised of three 64 bit floating point processors, twelve 32 bit floating point digital signal processors (DSPs), 32 analog inputs, 40 analog outputs, 48 digital inputs, 48 digital outputs, eight channels of quadrature decoders, fourteen interferometer channels, three Ethernet connections, and a replicated shared-memory network interface (stage-net). Hardware and software are optimized to maintain a sufficiently high sampling rate to achieve required system bandwidth and reduce signal aliasing. Extensive cable interconnects are required between the in-vacuum stages and the controller.
Hardware
The hardware system is comprised of an integration of several commercial-off-the-shelf (COTS) and custom-designed boards. The intent of the design is to create a modular system that is easy to reconfigure and expand and to allow the use of legacy software libraries and hardware knowledge. The computer architecture is shown in figure 5.
VMEbus architecture was selected for compatibility with the metrology hardware. All system CPU boards have bus-master capabilities allowing full utilization of the VMEbus. The large board count (30 boards) requires the use of two 2 1 -slot VME backplanes and VMEbus repeater boards to allow communication between the two backplanes.
Digital Signal Processor (DSP) boards use Texas Instrument's TMS32OC4O DSPs. Accommodation has been made for system expansion. Extensive use of TMS32OC4O communications ports is prevalent in the design. Double precision (64 bit)
floating-point processors (PowerPC) were integrated into the system in order to maintain required resolution in floating point for metrology data processing. PCI Mezzanine Cards with onboard Texas Instruments lMS320C44 DSPs installed on the PowerPC boards allow direct communication between the PowerPCs and the l)SPs via PCI accesses. The onboard C44 handles routing and floating-point conversion.
System input/output (I/O) boards directly interface to system processors and provide necessary function, resolution, speed. and density of channel count. They include modular I/O Industry Pack (IP) carrier boards with a direct interface to the DSP processor boards. Custom filter boards provide some of the analog inputs and outputs with low pass filtering and voltage offset to match specific analog-to-digital or digital-to-analog IP board requirements. A custom interface chassis houses the filter boards and provides other monitoring and control functions.
Laser interferometry interfaces to the system via fourteen llewlett Packard HP10897 high-resolution laser axis boards. These boards convert interferometry reference and measurement signals from the laser head and nieasurement receivers to a 36-hit digital position word that is readable over the VMEbus or over the VMFhus P2 user definable pins. A custom laser interface board (CLIB) provides timing signals to strobe all of the I/O, sample the interferometers, and interrupt all of the system processors using a high-accuracy clock. This board allows direct PCI bus-mastering and burst-mode transfer capabilities.
Stage-net allows sharing real-time stage data with other ETS subsystems using a replicated shared-memory network system. [)ata written into memory in the stage system is automatically updated in the memory residing in other [VS subsystems over a fiber optic link. This allows data synchronization between IS subsystems with no additional overhead to the local system.
A Pentium-based host computer initializes and monitors the system as well as provides a platform for user interfaces, system development, and data analysis. The host has all of the capabilities of a typical desktop computer running Windows Ni 4.0 including hard disk, floppy disk, Ethernet controller, VGA controller, keyboard and mouse, and has a VM[bus master/slave interface.
Software
Software for the ETS stage control is described in two parts, the real-time software, and the host conimunication software. The real-time software executes in a deterministic fashion based on a clock generated in hardware. 'Ihe host communication software executes in the background on a low-priority basis as time allows. 
5.2.1
Real-Time Software
The real-time software executes completely in interrupt context. The DSPs and the PowerPCs execute all of the real-time software. The state of the real-time software is determined by commands from the host, completion of tasks, and error conditions that occur in the system. A PowerPC acts as real-time state master and distributes state information at the beginning of an interrupt or servo cycle. All timing for interrupt generation and I/O strobes are performed by signals generated by the CUB. All input data, and prior cycle output data, are strobed at the beginning of a servo cycle.
Inter-processor communications are critical during execution of the real-time software. All inter-processor communications are via DSP communication ports. The well-defmed data flow allows the software executing in each processor to know when, where, and how much data to transmit and when, where, and how much data to expect.
A simplified flow of the real-time software can be described by the following sequence of tasks. Upon interrupt service routine entrance the system state word is distributed. Sensors are sampled and data is collected and distributed. Position 
Host Communication Software
The host communication software executes in the background on a low priority basis. There is no real-time synchronization between processors for host communications. The Pentium computer executes host software that manages communications through a shared memory structure. The shared memory is mapped to the VMEbus as a slave image. Any VMEbus master can access the shared memory window. All of the DSP and PowerPC boards in the system can act as a VMEbus master. Each processor in the system has a dedicated memory block defmed within the host communication's shared memory window. A processor block is made up of four regions for continuous position data updating, data writing, commanding the real-time system, and real time data buffering for retrieval by the host.
The host software is based on a networked data server. The data server has the only thread of execution that can access the shared-memory structure. This eliminates the potential for contamination of commands and data. Client applications can attach to the data server through TCP/IP connections. The client applications make requests for data and issue commands to the server.
The host software also interfaces to the ETS Executive. The ETS Executive performs ETS system level monitoring and commanding. The executive interface communicates to the host through two TCP/IP sockets where the host software acts as a network server and the executive acts as a network client.
SYSTEM MODELING
A model of the ETS structures, stages, and controls was created to predict performance of the stage subsystem and to serve as a tool in formulating and comparing control algorithms. It incorporates information from the ETS system structural dynamics model and the optical model to yield system performance predictions. The stages are represented in rigid body form. Early model results, along with validation experiments, contributed to ETS design decisions in the areas of stage control, vibration isolation, and overall machine configuration. The MATRIXx simulation tool is used to topographically model the Engineering Test Stand (ETS). MATRIXx is used at a high level to provide block interconnections, numerical integrators, etc. Most of the model exists as user-written C code which feeds into the MATRIXx simulation. The control code is a combination ofthe code segments used in the actual machine. The top-level representation is shown in Figure 6 .
ETS structural model
Vibration of the machine plays a large role in all aspects of the stage simulation. The floor motion causes the machine to move in inertial space in a rigid-body sense and excites some structural modes of the machine resulting in motion at different points of the machine. Since the capacitive sensor and interferometer mounting points exhibit the machine motion, this information gets fed into the platen control systems. The intentional motion of the platens results in reaction forces that also act on the machine. These reaction forces may also excite structural modes of the machine causing further motion of sensor attachment points. Because of these interactions it is important to use a good representation of the system structural dynamics model to drive the motions at different points of the machine. Lower frequency modes from a high-fidelity fullstructural-dynamics model are used to provide this representation. This reduced flexibility model is converted to a statespace format. As the simulation progresses the floor node is moved by applying the appropriate force to the floor node input of the reduced structural model. Floor motions have been measured for several floors and these data are input to the MATRIXx model in the form of time, acceleration, velocity and change of position. Points on the isolated frame used in the model include the mounting points for the interferometers, the mounting points for the reference mirrors, the upper contact points of the three isolators, the sensors used in the focus systems, and the target for the wafer stage vertical capacitive sensor. Each of these points is subjected to rigid-body motions and flexible deformations as specified by the reduced structural model before any computations are performed for stage control system inputs. 
Model results
As the modeling evolves to more closely match the actual system configuration, the output reveals the expected performance of the ETS with particular emphasis on the stage positioning system. The results have shown that the system will perform within the ETS specifications. Validation experiments using various test assemblies have supported these fmdings. A view of predicted stage tracking-error for one axis is shown in Figure 7 for various operating parameters. The data suggests that the ETS and stage subsystem design is robust.
PERFORMANCE RESULTS
Stage performance has been evaluated using a prototype wafer stage in a configuration known as the Stage Development System (SDS). The SDS approximates the structural properties of the ETS bridge, isolator support, and isolated frame. It includes the ETS isolator design and approximates the ETS isolated frame with interferometers mounted to metrology trays and a P0 box mass mock-up. The SDS is shown in 8 with the wafer stage in place.
7.1
Stage jitter and mean tracking error Stage mean tracking error and jitter are commonly specified parameters of a scanning stage system. Stage mean tracking error is the difference between the commanded and actual trajectory during a constant velocity scan averaged over a moving l5Omsec window.
Jitter for 10mm/sec Scan Mean Error for lOmmlsec Scan Jitter is defined as the root-mean-square (RMS) of the difference between the commanded and actual trajectory computed over a 1 5Omsec moving window. The ETS requires that the jitter of each stage as referenced to the P0 box always be less than lOnm RMS. The mean tracking error must always be less than Performance consistent with these requirements has been demonstrated for the wafer stage and is shown in Figure 9 . A controller bandwidth of 50Hz was used for all axes during data collection.
The data indicates that the wafer stage is capable of the required performance. Observed correlation of errors to sources in the environment (floor motion, isolated frame motion) suggests that further performance improvements are possible. The ETS stage subsystem development continues and these ideas and others are being implemented. The reticle and wafer positioning system for the EUVL ETS is a complex system having some requirements that are unique and some that are similar to current step-and-scan IC lithography tools. Modeling, experimentation, and the development and implementation of demonstrated maglev stage concepts enable the ETS to operate at the performance needed to develop and demonstrate key EUVL technologies. Experimental data obtained from an operating prototype wafer stage demonstrates that it will meet performance requirements.
